





Inverted Input A to make routing easier
fix in FPGA






TITLE		\$Date\$	
FILE:	config.sch	REVISION:	\$Revision\$
PAGE:	2 OF 12	DRAWN BY:	\$Author\$









USRP2-Plus Daughterboard Interface	
TITLE	\$Date\$
FILE: dboard.sch	REVISION: \$Revision\$
PAGE 4 OF 12	DRAWN BY: \$Author\$




Outputs to:
 DAC --- PECL
 ADC --- PECL
 FPGA --- PECL
 TestCLK --- PECL


Expansion --- LVDS
 TX-Dboard --- CMOS/LVDS
 RX-Dboard --- CMOS/LVDS
 SERDES --- LVDS






USR2-Plus Expansion

TITLE	\$Date\$
FILE: expansion.sch	REVISION: \$Revision\$
PAGE 7 OF 12	DRAWN BY: \$Author\$








FIXME --- Extra Power Supply Pins for IDT Version?






TITLE		USRP2-Plus RAM	
FILE: ram.sch		REVISION: \$Rev\$	
PAGE	8 OF 12	DRAWN BY:	\$Author\$







Bank 2, 3.3V
 SPI Config
 Clock Interface
 Debug
 I2C
 BOTCLK
 LEDs
 RS232




FIXME ---- Do we need RTS, CTS, DTR, DSR, CD, RI?



{SEN,MOSI,SCLK}_{TX_DB,TX_DAC,TX_ADC,DAC}
 all moved from bank 3 (12 total lines)






FIXME --- Check all MISO connections

Bank 3, 3.3V
 DAC
 ADC
 DB I/O
 LSDAC, LSADC

Removed Vcco3 because of gnetlist bug


{SEN,MOSI,SCLK}_[TX_DB,TX_DAC,TX_ADC,DAC]
 all moved to bank 2 (12 total lines)




Power Supplies

- 6V Daughterboard Power (<1A), 5V for clock reg
- 3.3VCLK AD9510 (<500mA), Clock (88mA)
- 3.3VAN ADC (200mA), DAC (<500mA)
- 3.3VDIG All IO (<2A), FPGA AUX
- 2.5V 1A -- Ethernet Core (600mA), SERDES (<150mA), RAM (<300mA)
- 1.2V FPGA Core (<2A)
- 1.0V Ethernet Core


Front Panel Power





ALT Power



FAN Power



FIXME -- More Decoupling on 1.2 at FPGA



Pin	Signal	Power
AV4	VCCaux	
AV5	VCCaux	
AV6	VCCaux	
AV7	VCCaux	
AV8	VCCaux	
AV9	VCCaux	
AV10	VCCaux	
AV11	VCCaux	
AV12	VCCaux	
AV13	VCCaux	
AV14	VCCaux	
AV15	VCCaux	
AV16	VCCaux	
AV17	VCCaux	
AV18	VCCaux	
AV19	VCCaux	
AV20	VCCaux	
AV21	VCCaux	
AV22	VCCaux	
AV23	VCCaux	
AV24	VCCaux	
AV25	VCCaux	
AV26	VCCaux	
AV27	VCCaux	
AV28	VCCaux	
AV29	VCCaux	
AV30	VCCaux	
AV31	VCCaux	
AV32	VCCaux	
AV33	VCCaux	
AV34	VCCaux	
AV35	VCCaux	
AV36	VCCaux	
AV37	VCCaux	
AV38	VCCaux	
AV39	VCCaux	
AV40	VCCaux	
AV41	VCCaux	
AV42	VCCaux	
AV43	VCCaux	
AV44	VCCaux	
AV45	VCCaux	
AV46	VCCaux	
AV47	VCCaux	
AV48	VCCaux	
AV49	VCCaux	
AV50	VCCaux	
AV51	VCCaux	
AV52	VCCaux	
AV53	VCCaux	
AV54	VCCaux	
AV55	VCCaux	
AV56	VCCaux	
AV57	VCCaux	
AV58	VCCaux	
AV59	VCCaux	
AV60	VCCaux	
AV61	VCCaux	
AV62	VCCaux	
AV63	VCCaux	
AV64	VCCaux	
AV65	VCCaux	
AV66	VCCaux	
AV67	VCCaux	
AV68	VCCaux	
AV69	VCCaux	
AV70	VCCaux	
AV71	VCCaux	
AV72	VCCaux	
AV73	VCCaux	
AV74	VCCaux	
AV75	VCCaux	
AV76	VCCaux	
AV77	VCCaux	
AV78	VCCaux	
AV79	VCCaux	
AV80	VCCaux	
AV81	VCCaux	
AV82	VCCaux	
AV83	VCCaux	
AV84	VCCaux	
AV85	VCCaux	
AV86	VCCaux	
AV87	VCCaux	
AV88	VCCaux	
AV89	VCCaux	
AV90	VCCaux	
AV91	VCCaux	
AV92	VCCaux	
AV93	VCCaux	
AV94	VCCaux	
AV95	VCCaux	
AV96	VCCaux	
AV97	VCCaux	
AV98	VCCaux	
AV99	VCCaux	
AV100	VCCaux	